# IMPLEMENTATION OF FPGA-BASED PSEUDO-RANDOM WORDS GENERATOR

Volodymyr Opanasenko, Stanislaw Zavyalov, and Olexander Sofiyuk

Institute of Cybernetics of the National Academy of Science of Ukraine, 40, Glushkov Avenue, Kyiv, 03187, Ukraine.

Authors' e-mail: opanasenkoincyb@gmail.com, radionix13@gmail.com, otsof@yandex.ua

Submitted on 12.11.2020

© Opanasenko V., Zavyalov S., Sofiyuk O., 2020

Abstract - A hardware implementation of pseudorandom bit generator based on FPGA chips, which use the principle of reconfigurability that allows the modernization of their algorithms and on-line replacement of the internal structure (reconfiguration) in the process of functioning have been considered in the paper. Available DSP blocks embedded into the structure of FPGA chips allow efficient hardware implementation of the pseudorandom bit generator through the implementation of the basic operations of multiplication with accumulation on the gate level. Using CAD ISE 14.02 Foundation and VHDL language three types of pseudo-random bit generators have been implemented on Spartan series chip 6SLX4CSG225-3, for which time and hardware expenses are represented. Using the simulating system ModelSim SE 10.1c, timing diagrams of simulation for these structures have been obtained.

*Index Terms*: pseudorandom bit generator, simulation, CAD, DSP, FPGA

## I. INTRODUCTION

Now, in connection with the intensive development of mobile communication systems with code channel distribution, the problem of technical modernization of devices that implement algorithms for generating pseudo-random words (PRW) [1, 3], using a modern element base - the chips with programmable logic, has been raised.

FPGAs are increasingly used in the world to create modern control systems, high-performance data processing, digital signal processing, telecommunications support and others [4, 5, 8].

PRW generation (sampling) is performed by pseudo-random numbers of sensors. The number of pseudo-random numbers is in a fairly wide range: from tens of thousands for simple tasks, to hundreds of thousands or more for complex systems. Therefore, an important problem is to ensure high speed.

Sensors with a given distribution law (for example, normal, exponential and others) are usually implemented programmatically, their work is based on the conversion of a sequence of pseudo-random numbers with a uniform distribution in the interval [0, 1] in PRN with a given distribution law. Therefore, the quality and efficiency of the formation procedures largely depend on the properties of the sensor of evenly distributed pseudo-random numbers [2, 3].

Today, there are a large number of algorithms for forming pseudo-random words, which have their own advantages and disadvantages and are used in various applications.

The most widespread in practice are linear congruent methods [2, 3, 9] of generating pseudo-random numbers with uniform distribution and formation on their basis of PRW of a given length, which have given properties. In General, the algorithm of such sensors is implemented using a recurrent relationship:

$$x_{n+1} = \sum_{i=0}^{j} a_i x_{n-1} + c \pmod{M}, \qquad (1)$$

where:  $a_0, a_1, ..., a_j$ , c > 1, M > 1, and the obtained numbers  $x_1$ ,  $x_2$ , ...,  $x_j$  are integers. Module M means:

the number  $A = \sum_{i=0}^{j} a_i x_{n-1} + c$  is divisible to M; the

obtained integer q and integer remainder  $x_{n-1}$  are presented as:

$$A = qM + x_{n+1}; 0 \le x_{n-1} \le M - 1.$$

Since  $x_{n+1}$  – the number that is between 0 and M, it must still be divided into M to get a number that is between 0 and 1:

$$R_{n+1} = \frac{X_{n+1}}{M}$$

Sequences obtained using linear congruent methods are repeated periodically. This is because numbers xcan only take values 0, 1, 2, ..., (M-1). The maximum length of the sequence period cannot exceed M = 2m, so take, as a rule m = N, where N – the number of significant digits to represent integers.

From relation (1) we can obtain various modifications of the linear algorithms of pseudo-random number sensors.

The mixed congruent method of generating pseudorandom numbers proposed by Lemer is obtained from (1) by  $a_1 = a_2 = ... = a_j = 0$  and assuming  $a_0 > 0, c > 0$ . Then:

$$x_{n+1} = ax_n + c(\operatorname{mod} M) . \tag{2}$$

You can improve the algorithm that implements the multiplicative congruent method.

To do this, in (1) we substitute  $c = a_1 = a_2 = ... =$ 

 $= a_j = 0$  and accept  $a_0 > 0$ . In this case:

$$x_{n+1} = ax_n + c \; .$$

The quality of numbers that are calculated by this algorithm is worse than in algorithm (2), but the program that implements it is simpler and allows you to generate numbers with higher performance. This is important when experimenting with simulation models, because the run time is reduced.

The numbers  $c, M, a_0, a_1, ..., a_j, x_0$  are called sensor parameters.  $x_0$  is the initial value of the number from which the sample generation begins. The quality of the sample generation depends on the sensor parameters, so they cannot be selected at random. The rules for selecting the parameters of linear sensors are considered in [2].

## II. THE ALGORITHMS OF PRS FORMATION

Algorithm 1.

PRS is formed by a pseudo-random sequence generator (PRSG) according to the following formula:

$$X_{i+1} = [A \times X_i + B_{i+1}],$$
(3)

the result.

constant.

in Fig. 1.

Since the result  $X_{i+1}$ will be 2n-bit, we take

The value of n-bit

The block diagram of

PRS is formed by a

Since the result  $X_{i+1}$ will be 2n-bit, we take

only *n* bits (for odd i –

only n lower bits, for even

i – only *n* medium bits)

sequence

only n the lower digits of

words A,  $X_0$ ,  $B_0$  is a

sequence formation is shown

Algorithm 2.

pseudo-random

generator by (3).

where:  $B_{i+1} = B_i + 1$  (when overflowing  $B_i$  the information in the lower categories is not distorted);  $X_i$  – current *n* –bit word PRS; *N* – the number of words PRS.



Fig. 1. Block diagram of the calculation of the pseudo-random sequence according to algorithm 1

of the result (i/2 = z + w), where: z – whole, w – fractional part of the division result).

The block diagram of sequence formation according to algorithm 2 is shown in Fig. 2.

#### Algorithm 3.

PRS is formed by a pseudo-random sequence generator to the following formula.

$$X_{i+1} = [A \times X_i (X_i + 1) + B_{i+1}], \qquad (4)$$

where:  $B_{i+1} = B_i + 1$  (when overflowing  $B_i$  the information in the lower categories is not distorted);  $X_i$  –

current 16-bits PRS word;  $(A \times X_i)$  – (only the *n* lower digits of the multiplication result are taken);  $(A \times X_i \times X_i)$  – (only the *n* medium digits of the multiplication result are taken);



Fig. 2. Block diagram of the calculation of the pseudo-random sequence according to algorithm 2

BEGIN
i := 0, j := 0
$X_i, A, B_i$
j := i + 1
$B_{j} = B_{i} + 1$
$X_j = (A \times X_i(X_i + 1) + B_j)$
$Rg[X_j] := X_j[n \div (n-1)]$
<i>i</i> := <i>i</i> + 1
1
i ≤ N
FND

Since the result  $X_{i+1}$ will be 2n-bits (when the amount is overflowed, the information in the lower digits is not distorted), we take only the *n* lower digits of the result. The block diagram of sequence formation according to algorithm 3 is shown in Fig. 3.

Fig. 3. Block diagram of the calculation of the pseudo-random sequence according to algorithm 3

## III. IMPLEMENTATION OF PRW FORMATION ALGORITHMS

Initial data for the development of the algorithm for the formation of PRW.

The bit size of pseudo-random words is n. Numerosity of PRW which is required to receive -N. Frame encryption requires the N words PRW, then we will determine:

$$\langle X_1, B_1 \rangle, \langle X_2, B_2 \rangle, \dots, \langle X_N, B_N \rangle.$$

Algorithm 1.

We will use (1).

This algorithm for FPGA-based implementation has the following functional diagram, which is shown in Fig. 4 (where:  $CnB_i$  – counter that implements the increment;  $Rg(X_i)$  – register for storing *n*-bit values  $X_i$ ; Rg(A) – register for storing *n*-bits constant Rg(A)).



Fig. 4. Functional diagram of the pseudo-random word generator, which implements the algorithm 1

Algorithm 2.

We will use (3).

The functional diagram of the pseudo-random word generator based on the proposed algorithm is shown in Fig. 5:





where: MX is a multiplexer that transmits the n lower bits of the result  $X_j$  to the output for odd i, or n medium bits for even i).

Algorithm 3. We will use (4).

The functional diagram of the pseudo-random word generator based on the proposed algorithm is shown in Fig. 6.



Fig. 6. Functional diagram of the pseudo-random word generator, which implements the algorithm 3

## IV. HARDWARE IMPLEMENTATION OF ALGORITHMS FOR FORMING PSEUDO-RANDOM WORDS.

Consider the example of developing a pseudorandom number generator by describing in VHDL using the ISE Foundation package, its modeling using the ModelSim system [7] based on the crystal 6SLX4CSG225-3 series Spartan6 [10] for bitwise pseudo-random words - n bits and the number of PRW to be obtained - N.

The stages of development involve verification of the project by the simulation method, in the process of which the inputs of the logical model of the designed device are fed input effects in the form of virtual signals (test-bench) generated by the developer, i.e., using the stand described below. *LIBRARY ieee*;

USE ieee.std\_logic\_1164.ALL;

-- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values

-- USE ieee.numeric std.ALL;

ENTITY PVS\_1\_TB IS END PVS\_1\_TB;

ARCHITECTURE behavior OF PVS 1 TB IS

-- Component Declaration for the Unit Under Test (UUT)

## COMPONENT PVS\_1

PORT(

- CLK : IN std logic;
- A : IN std logic vector(15 downto 0);
- X0 : IN std\_logic\_vector(15 downto 0);
- B0 : IN std logic vector(15 downto 0);
- X1 : OUT std\_logic\_vector(15 downto 0);
- X2 : OUT std logic vector(15 downto 0);
- X3 : OUT std\_logic\_vector(15 downto 0);
- X4 : OUT std logic vector(15 downto 0);

: OUT std logic vector(15 downto 0) X5 ): END COMPONENT;

#### --Inputs

signal CLK : std logic := '0'; signal A : std\_logic\_vector(15 downto 0) := (others => '0'); signal X0 : std logic vector(15 downto 0) := (others => '0'); signal B0 :  $std\_logic\_vector(15 \ downto \ 0) := (others => '0');$ 

--Outputs

signal XI	: std_logic_vector(15 downto 0);
signal X2	: std_logic_vector(15 downto 0);
signal X3	: std_logic_vector(15 downto 0);
signal X4	: std_logic_vector(15 downto 0);
signal X5	: std_logic_vector(15 downto 0);

-- Clock period definitions constant CLK\_period : time := 10 ns;

#### BEGIN

);

-- Instantiate the Unit Under Test (UUT) uut: PVS\_1 PORT MAP ( CLK => CLK,

A => A, X0 => X0B0=>B0,Xl => X1, X2 =>X2X3 => X3X4 => X4X5 => X5

tb : PROCESS BEGIN *CLK* <= '1'; *wait for 12.5 ns; CLK* <= '0'; *wait for 12.5 ns;* END PROCESS;

tb1 : PROCESS BEGIN  $A \le X'' 1357''; wait;$ END PROCESS;

tb2 : PROCESS BEGIN X0 <= X"2468"; wait; END PROCESS;

tb3 : PROCESS BEGIN  $B0 \le X''ABCD''; wait;$ END PROCESS;

#### END;

The simulation results (time diagrams) of the proposed random word generators for the corresponding algorithms are shown in Fig. 7-9.

The obtained data will be used in the process of word encryption, for transmission over the radar line, as well as in the process of decrypting words after receiving parcels at the facility.

As a result of the implementation of PRW generators by three algorithms, the following characteristics are obtained, given in Table.

🐅 -																	
🔷 CLK	1				14r				1		r† 1.						$\neg \uparrow$
	1357	1357															_
🔶 ХО	2468	2468						_									
🗉 🔷 во	ABCD	ABCD									_						_
🗉 🔷 X1	C326	XXXXX		C326													
	CFB9	XXXXX				CFB9											
	FEAF	XXXXX						FI	EAF								
<b> </b> Х4	364A	XXXX											364A				
🗉 🔷 X5	9CF8	XXXX														ļ	JCF8
🖃 🔶 New Group		(New Group															
🗉 🔷 AR	5	0	<u></u> 1		)2		3				4				)5		
🗉 🔷 Bi	ABD1	0000	)ABCD	ABCE		ABCF		A	BDO	_	_		ABD1			4	ABD2
🗉 🔶 Bii	ABD2	0001	ABCE	ABCF		ABDO		A	BD1		_		ABD2			ļ	ABD3
🗉 🔷 Xi	364A	0000	2468	C326		CFB9		FI	AF		_		364A			9	JCF8
🗉 🔷 Xii	9CF8	0001	C326	CFB9		FEAF		3	54A		_		9CF8			e	jC1B
🗉 🔷 AX	F126	0000	(1758	23EA		52DF		8	479	_	_	-	F126				:048
	419F126	0	2C01758	EBE23E	A	FB152DF		1	33D8A7	-			419F12	6		E	JDBC048
- <b>&gt;</b> AA	1357	1357															
→ XXi	364A	0	2468	C326		CFB9		FI	EAF				364A			9	CF8

Fig. 7. Time diagram of the PVA generator according to algorithm 1

Table

Estimates of hardware and time costs in the implementation of PRW generators														
Algorithm Type	Тстк не		DSP	Nu	merosity Tg		Numerosity LUTs							
	ICLK, III	Used	Available	Used	Available	%	Used	Available	%					
Algorithm 1	5,773	1	8	103	4800	2	108	2400	4					
Algorithm 2	10,750	2	8	103	4800	2	92	2400	3					
Algorithm 3	6,224	2	8	87	4800	1	45	2400	1					

## Implementation of fpga-based pseudo-random words generator

💫 🗸	1																						
IK 💠 CLK	1		ЪЦ																ħ				ī
🗉 🧇 А	1357	1357																					_
🗉 🧇 X0	2468	2468																					_
🗉 🧇 во	ABCD	ABCD																					_
🗉 🔷 X1	C326	XXXXX				C326																	_
🗉 🔷 X2	69F2	XXXXX								69F2													_
🗉 🔷 ХЗ	A30E	XXXXX												A30E									_
🖽 🔷 X4	FD44	XXXXX																FD44					_
🗉 🔷 X5	CDF0	XXXXX																				CDF0	_
🖃 🔶 New Group		(New 0	Group )	)																			
🗄 🔷 AR	0	0		1				2				3				4				)5			_
🗉 🔷 Bi	ABCD	0000		)ABC	D	ABCE				ABCF				ABDO				ABD1				ABD2	_
🗉 🔷 Bii	ABD3	0001		ABC	Έ	ABCF				ABDO				ABD1				ABD2				ABD3	_
🗉 🔷 Xi	2468	0000		246	8	C326				69F2				A30E				FD44				CDF0	_
🗉 🔷 Xii	3A9F	0001		C32	26	CFB9		)69F	2	ACC7		)A30	E	1F93		)FD4	14	CDF0				3A9F	_
🗉 🔷 AX	8ECC90	000000		C01	.758	BE23EA	۱.			00F73E				 5173C2	2			221E10	\$			SECC90	_
🔷 axx	F8ECC90	0		200	)1758	EBE23E	A			800F73	E			C51730	2			132216	1C			F8ECC9	Ō
AA 🔶	1357	1357																					_
🔷 XXI	CDF0	0		246	8	C326				69F2				A30E				FD44				CDF0	_
																						(	

Fig. 8. Time diagram of the PVA generator according to algorithm 2

<b>\$</b> 1 •	Msgs														
IK 🗇 CLK	1														
🗉 🧇 А	1357	1357													
🗉 🧇 XO	2468	2468													
🗉 🧇 во	ABCD	ABCD													
🗉 🔷 X1	1501	XXXXX			(1501										
🗉 🔷 X2	577F	XXXXX					577F								
🗉 🔷 ХЗ	E653	XXXXX								)E653					
🗉 🔷 X4	28B2	XXXXX										28B2			
🗉 🔷 X5	614B	XXXXX													614B
🖃 🔶 New Group		(New Group	)												
🗄 🔷 AR	2	0	t)	1		2		);;			(4		)(	5	
🗉 🔷 Bi	ABCF	0000	),	ABCD	ABCE		ABCF			),ABDO		ABD:			ABD2
🗉 🔷 Bii	ABDO	0001	) <i>4</i>	ABCE	ABCF		,ABDC	1		ABD1		ABD:	2		JABD3
🗉 🔶 Xi	577F	0000	) <sub>2</sub>	2468	(1501		577F			)E653		28B2			614B
🗉 🔷 Xii	577F	0001	)(t	1501	)577F		)E653			) <u>2882</u>		614E			ACFC
🗉 🔶 AX	3657	0000	(j	1758	3657		2929			)6F35		OA7E			A17D
🔷 AXX	1963657	0	)2	2C01758	1963657		69C2	929		×11666F35		3130	A7E		759A17D
🔷 Yii	4755957	0	);e	351DBC0	4755957		)E115	A57		640DAC2F		1AAF	B9C		3D5FAC9F
🗉 🔶 Yi	755957	000000	)=	51DBC0	,755957		115A	57		ODAC2F		AAFE	39C		SFAC9F
🔷 AA	1357	1357													
🔷 АХу	13911	0		5976	13911		1053	7		28469		2686			41341
🚬 🔷 XXI	577F	0	ja Ja	2468	1501		577F			)E653		28B2			)614B
•		I I		1	1	1	1		1	1		1	1	1	1

Fig. 9. Time diagram of the PVA generator according to algorithm 3

# V. CONCLUSIONS

FPGA-based generator was developed for the implementation of pseudo-random word generation algorithms using the Xilinx ISE computer-aided design (CAD) system ISE 14.02 Foundation by Xilinx and its modeling was performed using the ModelSim SE 10.1c system. The advantage of the developed devices over the existing analogues is the use of the principle of reconfigurability to build high-performance computer tools, which provides opportunities to upgrade algorithms and quickly replace their structure (reconfiguration) during operation.

### REFERENCES

- Knuth, Donald E. Seminumerical Algorithms. *The Art of Computer Programming*. (vol. 2). Third edition. Boston: Addison-Wesley, 1998. P. 764.
- [2] V.V. Korchinsky, K.M. Filkin, "On the choice of the primary sensor for the simulation tasks". *Modeling and*

*information technology*, vol. 42, 2007. pp. 81-90. (In Russian)

- [3] A.A. Lavandsky, "Quality assessment of pseudo-random number generators by argest reproduction error distribution law". Bulletin of Khmelnytsky National University, no. 1, 2014, pp. 113-116. (In Russian)
- [4] A.V. Palagin, and V.N. Opanasenko, *Reconfigurable computing systems*. Kiev, Prosvita Publ., 2006. 295 p. (In Russian).
- [5] Available at http://www.xilinx.com/products/designtools/ise-design-suite.html.
- [6] ModelSim. ASIC and FPGA design / Available at http:// www.mentor.com/products/fv/modelsim/
- [7] Available at http://www.xilinx.com/products/designtools/ise-design-suite.html.
- [8] Random Number Generator Results. Available at http://www.cacert.at/cgi-bin/rngresults.
- [9] Spartan-6 Family Overview. Product Specification DS160 (v2.0), October 25, 2011. Xilinx, Inc. 11 p.
- [10] Spartan-6 FPGA DSP48A1 Slice. User Guide, UG389 (v1.2) May 29, 2014. Xilinx, Inc. 46 p.



V. Opanasenko was born in Uzbekistan in 1957. He received an Engineer Degree in Radio-electronic Engineering from the Kazan Aircraft Institute (Kazan, Russia) in 1979 and PhD degree in Computer Systems in 1987 and Dr.Sc degree in Computer Systems at V.M. Glushkov Institute of Cybernetics of the National Academy of Sciences of Ukraine in 2007.

From 1979 to 1982 he was an engineer in research and production association "Cybernetics" of the Academy of Sciences of Uzbekistan. After graduating from full-time graduate school (1982-1985) at V.M. Glushkov Institute of Cybernetics of the National Academy of Sciences of Ukraine from 1985 to the present he has been working at the Microprocessor Engineering department, has passed the way from junior researcher to leading researcher.

Fields of research are FPGA-based reconfigurable computer system, modeling of computer system. Author of more than 150 publications.



**S. Zavyalov** was born in city of Polevskoy, Sverdlovsk region, Russia, in 1964. He received the Engineer Degree in Radio-electronic Engineering at Kyiv Higher Military Aviation Engineering School in 1987 and Ph.D. degree. From 1985 to the present he has been working as a director of "Radionix" Limited Liability Company.

Fields of research are radar, digital signal processing. He is the author of more than 27 scientific publications, including scientific articles and patents for inventions.



**Sofiyuk O.** was born in Cherepashintsi village, Vinnytsia region, Ukraine, in 1949. He received an Engineer Degree in Radio-electronic Engineering at Ryazan Radio Engineering Institute (Ryazan, Russia) in 1972. Since 2004 he has been working as a researcher at the Microprocessor Engineering Depart-

ment of V.M. Glushkov Institute of Cybernetics of the National Academy of Sciences of Ukraine.

Fields of research are design theory of the FPGA-based problem-oriented devices and systems. He is the author of more than 30 publications.